

FIG. 1

INTERIOR TEST MEMORY ORGANIZED
AS FOUR INDEPENDENT MEMORY SETS
EACH CONFIGURABLE TO ACCOMPLISH VARIOUS
FUNCTIONS




FIG. 2

64

128





FIGURE 3



96




FIGURE 5

ADDRESS CLASSIFIERS (77, 78, 79) (X32 FOR 77, X21 FOR 78, 79)




FIGURE 6

008260"0592/960

DATA CLASSIFIER (80-83)

132




FIGURE 7

090706Z JUL 80




FIGURE 8

DOES
32 \rightarrow 1
32 \rightarrow 2
32 \rightarrow 4

BUT
32 \rightarrow 8
 \downarrow
 $\&$
32 \rightarrow 16

ARE NOT
IMPLEMENTED

SHIFTING (134)





FIGURE 9


MASKING (135)



[illegible]

P/O TIMING/FORMATTING &
COMPARISON CKT (52)

TRANSMIT VECTORS & COMPARE DATA FOR RECEIVED VECTORS



RECEIVE VECTORS

FIGURE 11